Logic Synthesis and Verification Algorithms

by ,

Write The First Customer Review
Show Synopsis

This book blends mathematical foundations and algorithmic developments with circuit design issues. Each new technique is presented in the context of its application to design. This publication serves as a textbook for upper-division and first year graduate students in electrical and computer engineering courses.

Filter Results
Item Condition
Seller Rating
Other Options
Change Currency

Customer Reviews

Write a Review

This item doesn't have extra editions